Make sure docs are updated / settings_md (push) Canceled after 0s
Build firmware / test (push) Canceled after 0s
Build firmware / build-SITL-Windows (push) Canceled after 0s
Build firmware / build-SITL-Mac (push) Canceled after 0s
Build firmware / build-SITL-Linux (push) Canceled after 0s
Build firmware / build-SITL-Linux-arm64 (push) Canceled after 0s
Build firmware / upload-artifacts (push) Canceled after 0s
Build firmware / build-single-target (push) Canceled after 0s
Build firmware / build (9) (push) Canceled after 0s
Build firmware / build (8) (push) Canceled after 0s
Build firmware / build (7) (push) Canceled after 0s
Build firmware / build (6) (push) Canceled after 0s
Build firmware / build (5) (push) Canceled after 0s
Build firmware / build (4) (push) Canceled after 0s
Build firmware / build (3) (push) Canceled after 0s
Build firmware / build (2) (push) Canceled after 0s
Build firmware / build (14) (push) Canceled after 0s
Build firmware / build (13) (push) Canceled after 0s
Build firmware / build (12) (push) Canceled after 0s
Build firmware / build (11) (push) Canceled after 0s
Build firmware / build (10) (push) Canceled after 0s
Build firmware / build (1) (push) Canceled after 0s
Build firmware / build (0) (push) Canceled after 0s
Build firmware / detect (push) Canceled after 0s
Build pre-release / build (push) Canceled after 0s
Build pre-release / Release (push) Canceled after 0s
136 lines
3.9 KiB
C
136 lines
3.9 KiB
C
/**
|
|
******************************************************************************
|
|
* @file stm32h7b3i_discovery_sdram.h
|
|
* @author MCD Application Team
|
|
* @brief This file contains the common defines and functions prototypes for
|
|
* the stm32h7b3i_discovery_sdram.c driver.
|
|
******************************************************************************
|
|
* @attention
|
|
*
|
|
* Copyright (c) 2019 STMicroelectronics.
|
|
* All rights reserved.
|
|
*
|
|
* This software is licensed under terms that can be found in the LICENSE file
|
|
* in the root directory of this software component.
|
|
* If no LICENSE file comes with this software, it is provided AS-IS.
|
|
*
|
|
******************************************************************************
|
|
*/
|
|
|
|
/* Define to prevent recursive inclusion -------------------------------------*/
|
|
#ifndef STM32H7B3I_DK_SDRAM_H
|
|
#define STM32H7B3I_DK_SDRAM_H
|
|
|
|
#ifdef __cplusplus
|
|
extern "C" {
|
|
#endif
|
|
|
|
/* Includes ------------------------------------------------------------------*/
|
|
#include "stm32h7b3i_discovery_conf.h"
|
|
#include "stm32h7b3i_discovery_errno.h"
|
|
#include "../Components/is42s16800j/is42s16800j.h"
|
|
|
|
/** @addtogroup BSP
|
|
* @{
|
|
*/
|
|
|
|
/** @addtogroup STM32H7B3I_DK
|
|
* @{
|
|
*/
|
|
|
|
/** @defgroup STM32H7B3I_DK_SDRAM SDRAM
|
|
* @{
|
|
*/
|
|
|
|
/** @defgroup STM32H7B3I_DK_SDRAM_Exported_Types Exported Types
|
|
* @{
|
|
*/
|
|
#if (USE_HAL_SDRAM_REGISTER_CALLBACKS == 1)
|
|
typedef struct
|
|
{
|
|
void (* pMspInitCb)(SDRAM_HandleTypeDef *);
|
|
void (* pMspDeInitCb)(SDRAM_HandleTypeDef *);
|
|
} BSP_SDRAM_Cb_t;
|
|
#endif /* (USE_HAL_SDRAM_REGISTER_CALLBACKS == 1) */
|
|
/**
|
|
* @}
|
|
*/
|
|
|
|
|
|
/** @defgroup STM32H7B3I_DK_SDRAM_Exported_Constants Exported Constants
|
|
* @{
|
|
*/
|
|
#define SDRAM_INSTANCES_NBR 1U
|
|
#define SDRAM_DEVICE_ADDR 0xD0000000U
|
|
#define SDRAM_DEVICE_SIZE 0x01000000U /* IS42S16800F (128Mb) = 2M x16 bit x4 Banks */
|
|
|
|
/* MDMA definitions for SDRAM DMA transfer */
|
|
#define SDRAM_MDMAx_CLK_ENABLE __HAL_RCC_MDMA_CLK_ENABLE
|
|
#define SDRAM_MDMAx_CLK_DISABLE __HAL_RCC_MDMA_CLK_DISABLE
|
|
#define SDRAM_MDMAx_CHANNEL MDMA_Channel0
|
|
#define SDRAM_MDMAx_IRQn MDMA_IRQn
|
|
#define SDRAM_MDMA_IRQHandler MDMA_IRQHandler
|
|
|
|
/**
|
|
* @brief FMC SDRAM Mode definition register defines
|
|
*/
|
|
#define SDRAM_MODEREG_BURST_LENGTH_1 0x0000U
|
|
#define SDRAM_MODEREG_BURST_LENGTH_2 0x0001U
|
|
#define SDRAM_MODEREG_BURST_LENGTH_4 0x0002U
|
|
#define SDRAM_MODEREG_BURST_LENGTH_8 0x0004U
|
|
#define SDRAM_MODEREG_BURST_TYPE_SEQUENTIAL 0x0000U
|
|
#define SDRAM_MODEREG_BURST_TYPE_INTERLEAVED 0x0008U
|
|
#define SDRAM_MODEREG_CAS_LATENCY_2 0x0020U
|
|
#define SDRAM_MODEREG_CAS_LATENCY_3 0x0030U
|
|
#define SDRAM_MODEREG_OPERATING_MODE_STANDARD 0x0000U
|
|
#define SDRAM_MODEREG_WRITEBURST_MODE_PROGRAMMED 0x0000U
|
|
#define SDRAM_MODEREG_WRITEBURST_MODE_SINGLE 0x0200U
|
|
/**
|
|
* @}
|
|
*/
|
|
|
|
/** @addtogroup STM32H7B3I_DK_SDRAM_Exported_Variables
|
|
* @{
|
|
*/
|
|
extern SDRAM_HandleTypeDef hsdram[];
|
|
/**
|
|
* @}
|
|
*/
|
|
|
|
/** @defgroup STM32H7B3I_DK_SDRAM_Exported_FunctionsPrototypes Exported Functions Prototypes
|
|
* @{
|
|
*/
|
|
int32_t BSP_SDRAM_Init(uint32_t Instance);
|
|
int32_t BSP_SDRAM_DeInit(uint32_t Instance);
|
|
#if (USE_HAL_SDRAM_REGISTER_CALLBACKS == 1)
|
|
int32_t BSP_SDRAM_RegisterDefaultMspCallbacks(uint32_t Instance);
|
|
int32_t BSP_SDRAM_RegisterMspCallbacks(uint32_t Instance, BSP_SDRAM_Cb_t *CallBacks);
|
|
#endif /* (USE_HAL_SDRAM_REGISTER_CALLBACKS == 1) */
|
|
int32_t BSP_SDRAM_SendCmd(uint32_t Instance, FMC_SDRAM_CommandTypeDef *SdramCmd);
|
|
|
|
/* These functions can be modified in case the current settings need to be
|
|
changed for specific application needs */
|
|
HAL_StatusTypeDef MX_SDRAM_BANK2_Init(SDRAM_HandleTypeDef *hsdram, uint32_t RowBitsNumber, uint32_t MemoryDataWidth);
|
|
void BSP_SDRAM_IRQHandler(uint32_t Instance);
|
|
/**
|
|
* @}
|
|
*/
|
|
|
|
/**
|
|
* @}
|
|
*/
|
|
|
|
/**
|
|
* @}
|
|
*/
|
|
|
|
/**
|
|
* @}
|
|
*/
|
|
|
|
#ifdef __cplusplus
|
|
}
|
|
#endif
|
|
|
|
#endif /* STM32H7B3I_DK_SDRAM_H */
|